8 pin Sony Unilink proprietary of Sony Unilink connector layout
8 pin Sony Unilink proprietary connector
Pin layout of the Unilink chassis part

 

 

 

 

Pin
Number
Pin
Name
Description
1 Reserve or Ready  on older systems
2 Reset Reset signal sent to slaves. Slaves can not send resets to master. LOW going pulse signals the system reset.
3 SIRCS  decoded by master then may issue UniLink commands. This line is used by the master to receive SIRCS data (Serial InferRed Control System, also known as Control-S).
4 Clock  from master. Bus clock signal generated from the master for all bus signals.
5 Data  bidirectional 5V TTL I/O. When the bus is active it may be idle or active. When idle the bus appears as a square wave with a period of 16ms (8ms low and 8ms high). When the data bus is active and data is flowing the pulse width of the square wave will change length depending on the data word length.
6 Bus-On  from master, cascaded to other slaves.  When the bus is off, it is in 'sleep' mode and there is no data communications. High=ON. Low=OFF
7 +12V Backup  +12V 2A max
8 GND  

 

 

Signals are TTL 0V (LOW) or 5V (HIGH)

Is this document correct or incorrect?.
There are 0 reports in our database: 0 positive and 0 negative.
PinoutsGuide.com > Audio / Video hardware connectors > Pinout of Sony Unilink
This page contain parts under Copyright © 2000-2014 by pinouts.ru team.
No portion of this webpage may be reproduced in any form without providing visible HTML link to PinoutsGuide.com . Webmaster permission required in any other cases.
Efforts have been made to ensure this page is correct, but it is the responsibility of the user to verify the data is correct for their application.